| UTILITY PATENT APPLICATION TRANSMITTAL *(Only for new nonprovisional applications under 37 CFR 1.53(b))* | Attorney Docket No. | 2469-107A | Total Pages | |
|---|---|---|---|---|
| | First Named Inventor or Application Identifier | | | |
| | Takamasa KOTAKE | | | |
| | Express Mail Label No. | | | |

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

1. [X] Fee Transmittal Form
   *(Submit an original, and a duplicate for fee processing)*

2. [X] Specification          Total pages [17]
   *(preferred arrangement set forth below)*
   - Descriptive title of the invention
   - Cross references to Related Applications
   - Statement Regarding Fed sponsored R&D
   - Reference to Microfiche Appendix
   - Background of the Invention
   - Brief Summary of the Invention
   - Brief Description of the Drawings
   - Detailed Description
   - Claims
   - Abstract of the Disclosure

3. [X] Drawing(s) (35 USC 113)   (Total Sheets) [6]

4. [X] Oath or Declaration          (Total Pages) [4]
   a. [X] Newly executed (original or copy)
   b. [ ] Copy from a prior application
      (37 CFR 1.63(d)
      (for continuation/divisional with Box 17 completed)
      *[Note Box 5 below]*
      i [ ] DELETION OF INVENTOR(S)
         Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b)

5. [ ] Incorporation by Reference (useable if Box 4b is checked) The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.

ADDRESS TO:    Assistant Commissioner of Patents
               Box Patent Application
               Washington, D.C. 20231

6. [ ] Microfiche Computer Program (Appendix)

7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all necessary)
   a. [ ] Computer Readable Copy
   b. [ ] Paper Copy (identical to computer copy)
   c. [ ] Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

8. [X] Assignment Papers (cover sheet & document(s))
9. [ ] 37 CFR 3.73(b) Statement
      *(when there is an assignee)*
   [ ] Power of Attorney
10. [ ] English Translation Document *(if applicable)*
11. [X] Information Disclosure Statement /PTO 1449
    [X] Copies of IDS Citations
12. [ ] Preliminary Amendment
13. [X] Return Receipt Postcard (MPEP 503)
      *(Should be specifically itemized)*
14. [ ] Small Entity Statement(s)
    [ ] Statement Filed in prior application, Status still proper and desired
15. [X] Certified Copy of Priority Document(s).
      *(if foreign priority is claimed)*
16. [ ] Other:

---

17. If a CONTINUING APPLICATION, *check appropriate box and supply the requisite information:*

   [ ] Continuation   [ ] Divisional   [ ] Continuation-in-part (CIP)   of prior application No.:

---

## 18. CORRESPONDENCE ADDRESS

[ ] Customer Number or Bar Code Label            or [X] Correspondence address below

*(Insert Customer No. or Attach bar code label here)*

| Name | Vincent M. DeLuca, Reg. No. 32,408 | | | | |
|---|---|---|---|---|---|
| Address | Rothwell, Figg, Ernst & Manbeck Suite 701-East, 555 13th Street, N.W. | | | | |
| City | Washington | State | D.C. | Zip Code | 20004 |
| Country | U.S.A. | Telephone | 202-783-6040 | Fax | 202-783-6031 |

# SPREAD SPECTRUM DEMODULATOR

5                    BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a spread spectrum demodulator according to the direct sequence code division multiple access (DS-CDMA) scheme.

10   Description of Related Art

A DS-CDMA system consists of a spread spectrum modulator which spreads the bandwidth of a data signal by multiplying each of its symbols by a spreading code as a pseudo noise signal and transmits a resulting signal, and a spread spectrum demodulator which demodulates a reception signal through

15   de-spreading in which the reception signal is multiplied by the same spreading code as used in the transmission side. In this DS-CDMA system, when a reception signal is de-spread in the spread spectrum demodulator, not only noise that was added on a transmission channel but also a transmission signal produced by using a different spreading code is de-spread. Therefore, a

20   demodulated reception signal is scarcely influenced by such noise or a transmission signal. In general, a DC-CDMA system realizes multiplexing in the same frequency band by using different spreading codes for respective sets of a modulator and a demodulator that communicate with each other. However, even where the same spreading code is used for plural sets of a

25   modulator and a demodulator, multiplexing is still possible because a transmission signal of a set other than the set concerned is spread if the symbol timing is not completely identical among the plural sets of a modulator and a demodulator.

Fig. 6A shows an example of a conventional spread spectrum modulation

30   circuit 30 that is used in a DC-CDMA system, and Fig. 6B shows an example of a conventional spread spectrum demodulation circuit 31 that is used in a DC-CDMA system. In Fig. 6A, reference numeral 18 denotes a differential

encoder for performing differential coding on transmission data 50; 6, a spreading code generator for generating a spreading code; 20, a spreading modulator for multiplying the transmission data that has been subjected to differential coding in the differential encoder 18 by the spreading code that has

5    been generated by the spreading code generator 6; 21, a BPSK modulator for performing binary phase shift keying (BPSK) on the transmission data that has been spread by the spreading modulator 20; and 22, a transmission antenna for transmitting the transmission data that has been amplified.

In Fig. 6B, reference numeral 2 denotes a reception antenna for

10   receiving data and numeral 3 denotes a BPSK demodulator for BPSK-demodulating the reception data.    Reference symbols 4a and 4b denote A/D converters for converting demodulated orthogonal I-component data (I) and Q-component data (Q) into digital data.    Reference symbols 5a and 5b denote correlators for demodulating, by de-spreading, the orthogonal digital

15   I-component data (I) and Q-component data (Q) by multiplying those data by respective spreading codes generated by a spreading code generator 6 that are the same as used in the transmission side.    Reference numeral 7 denotes a polar coordinates converter POLAR for polar-coordinates-converting the de-spread I-component data (I) and Q-component data (Q).    Reference

20   numeral 19 denotes an amplitude judgment device for performing cyclic addition and threshold judgment on amplitude-component data (r) that has been produced by the polar coordinates conversion.    The amplitude judgment device 19 performs initial synchronization in which timing having the maximum correlation value among pieces of one-symbol timing is detected.

25   Successively, reference numeral 9 denotes a Δf corrector for latching, with the timing that has been synchronization-confirmed by the amplitude judgment device 19, frequency-component data (φ) that has been produced by the polar coordinates conversion, and correcting for an offset of a carrier frequency of the spread spectrum modulator and demodulator.    Reference numeral 10 denotes

30   a delay detector for detecting the data that has been corrected by the Δf corrector 9.

The conventional spread spectrum demodulator 31 of Fig. 6B that is used in a DS-CDMA system can only cope with a case where one reception wave exists in a one-symbol timing. For example, if transmission waves that were spread by using the same spreading signal as used in the receiver side are transmitted from two transmitters simultaneously, two pieces of timing having almost the same correlation values that are larger than a threshold value are detected in a one-symbol timing. The receiver side judges that timing that happens to have the maximum value is reception timing. Therefore, which timing is acquired is indefinite, that is, depends on the correlation values that vary due to noise etc., resulting in a problem that a normal receiving operation cannot be performed.

Even if plural pieces of correct timing were detected (initial synchronization), the detection timing in the one-symbol timing that is predetermined by an operation clock signal of the receiver would gradually deviate due to errors between operation clock signals of the transmitter and receiver. Where synchronization is made with the same timing in each symbol timing, there arises a problem that errors occur in reception data.

## SUMMARY OF THE INVENTION

The present invention has been made to solve the above problems in the art, and an object of the invention is therefore to provide a spread spectrum demodulator capable of correctly and simultaneously demodulating reception waves that were spread by using the same spreading signal and transmitted from a plurality of transmitters.

According to an aspect of the present invention, there is provided a spread spectrum demodulator for demodulating a plurality of received spread spectrum signals, comprising: a timing detector for receiving amplitude components of the plurality of received spread spectrum signals, the amplitude components being produced by de-spreading and then polar-coordinates-converting the spread spectrum signals, establishing initial synchronization individually for the spread spectrum signals by detecting

maximum values of the amplitude components, and outputting individually traced pieces of reception timing of the spread spectrum signals; and a plurality of correctors for latching, with the pieces of reception timing that are outputted from the timing detector, a plurality of frequency components of the

5    respective spread spectrum signals, the frequency components being produced by de-spreading and then polar-coordinates-converting the spread spectrum signals, and correcting for an offset, and outputting resulting signals.

The above and other objects, effects, features and advantages of the present invention will become more apparent from the following description of

10   the embodiments thereof taken in conjunction with the accompanying drawings.

## BRIEF DESCRIPTION OF THE DRAWINGS

15   Fig. 1 shows a spread spectrum demodulator 1 according to a embodiment 1 of the invention.

Fig. 2 shows a timing detector according to a embodiment 2 of the invention, which is an example of the timing detector 8 shown in Fig. 1.

Figs. 3A-3D3 are a timing chart of the timing detector 8 according to the

20   embodiment 2.

Fig. 4 shows a tracing circuit according to a embodiment 3 of the invention, which is an example of the tracing circuit-a (14a) shown in Fig. 2.

Figs. 5A-5E are timing charts of the tracing circuit according to the embodiment 3.

25   Fig. 6A shows an example of a conventional spread spectrum modulation circuit 30 that is used in a DC-CDMA system, and Fig. 6B shows an example of a conventional spread spectrum demodulation circuit 31 that is used in a DC-CDMA system.

30   ## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Embodiments of the present invention will be described below with reference to the accompanying drawings. It is noted that the same reference symbols in the drawings denote the same or corresponding components.

5    **Embodiment 1**

Fig. 1 shows a spread spectrum demodulator 1 according to a embodiment 1 of the invention. In Fig. 1, reference numeral 1 denotes a spread spectrum demodulator in the embodiment 1 of the invention, reference numeral 2 denotes a reception antenna for receiving a plurality of data

10   (transmission waves, spread spectrum signals) and numeral 3 denotes a BPSK demodulator for BPSK-demodulating the plurality of the reception data (transmission waves) and for outputting an orthogonal I-component data and Q-component data. Reference symbols 4a and 4b denote A/D converters for converting the demodulated orthogonal I-component data and Q-component

15   data into digital data. Reference symbols 5a and 5b denote correlators for demodulating, by de-spreading, the orthogonal digital I-component data and Q-component data by multiplying those by respective spreading codes generated by a spreading code generator 6 that are the same as used in the transmission side. Reference numeral 7 denotes a polar coordinates converter

20   POLAR for polar-coordinates-converting the de-spread I-component data (I) / Q-component data (Q). Reference numeral 8 denotes a timing detector for establishing initial synchronization, for each of a plurality of transmission waves, for amplitude-component data (r) that has been produced by the polar coordinates conversion, individually tracing pieces of reception timing a (72), b

25   (74), and c (76), and outputting those pieces of timing. Reference symbols 9a, 9b, and 9c denote $\Delta f$ correctors for latching, with the pieces of timing that have been synchronization-confirmed by the timing detector 8, frequency-component data ($\phi$) that has been produced by the polar coordinates conversion, and correcting for an offset of a carrier frequency of the spread spectrum modulator

30   and demodulator. Reference symbols 10a, 10b, and 10c denote delay detectors for detecting data that have been corrected by the $\Delta f$ correctors 9a, 9b, and 9c or outputting reception data a (62), b (64), or c (66), respectively.

As shown in Fig. 1, the spread spectrum demodulator 1 according to the embodiment 1 is configured in such a manner that the amplitude judgment circuit 19 of the conventional spread spectrum demodulator shown in Fig. 6B is replaced by the timing detector 8. The timing detector 8 receives amplitude-component data (r) of a plurality of spread spectrum signals that have been de-spread by the correlator 5a and then polar-coordinates-converted by the polar coordinates converter 7. The timing detector 8 establishes initial synchronization individually for a plurality of spread spectrum signals by detecting the maximum values of the received amplitude-component data (r), and outputs individually traced pieces of reception timing a (72), b (74), and c (76) to the Δf correctors 9a, 9b, and 9c, respectively. The Δf correctors 9a, 9b, and 9c latch, at the pieces of timing that are output from the timing generator 8, frequency-component data (φ) of the spread spectrum signals that have been de-spread by the correlators 5a and 5b and then polar-coordinates-converted by the polar coordinates converter 7, correct for an offset, and output resulting data. The Δf correctors 9a, 9b, and 9c and the delay detectors 10a, 10b, and 10c, which are provided downstream of the timing detector 8, are provided in the number of transmission waves to be received simultaneously. Since the three Δf correctors 9a-9c and the three delay detectors 10a-10c are provided, the spread spectrum demodulator 1 of Fig. 1 can receive three transmission waves simultaneously. However, the number "3" is employed here for convenience of description and the number of transmission waves to be received simultaneously is not limited to three.

As described above, according to the embodiment 1, pieces of reception timing can be traced individually after initial synchronization was established individually for a plurality of reception waves. Therefore, reception waves that were spread by using the same spreading signal and then transmitted from a plurality of transmitters can correctly be detected simultaneously.

Embodiment 2

Fig. 2 shows a timing detector according to a embodiment 2 of the invention, which is an example of the timing detector 8 shown in Fig. 1. The components in Fig. 2 that are given the same reference symbols as the

corresponding components in Fig. 1 have the same functions as the latter and hence will not be described. In Fig. 2, reference numeral 11 denotes an amplitude judgment circuit AMPJG (amplitude judgment section) for detecting timing by performing a threshold judgment on amplitude component data (r)

5    that has been polar-coordinates-converted by the polar coordinates converter 7. Reference numeral 12 denotes a masking circuit MASC (masking section) for outputting only so far undetected timing by performing such masking as to delete timing that has been detected by the amplitude detection circuit 11 if it is the same as already detected timing and it precedes or succeeds the already

10   detected timing by an x chip timing or less. The optimum value of the x chip timing varies with the sampling rate of the A/D converter 4a. Successively, reference numeral 13 denotes a timing judgment circuit TIMINGJG (timing judgment section) for receiving so far undetected pieces of timing and outputting those to unused tracing circuits 14a etc. (described later) as pieces

15   of initial synchronization timing a (54a) etc. Reference symbols 14a, 14b, and 14c denote tracing circuits (tracing sections) which, when receiving respective pieces of initial synchronization timing a (54a), b (54b), or c (54c) from the timing judgment circuit 13, stores the pieces of initial synchronization timing a (54a) etc. and thereafter performs timing tracing until the transmission

20   waves corresponding to the stored pieces of timing cease. Reference numeral 25 denotes a logical OR circuit (masking condition section) for outputting together, to the masking circuit 12, the pieces of timing that are being traced by the tracing circuits a (14a) etc. The pieces of reception timing a (72), b (74), or c (76) that are output from the tracing circuit-a (14a), -b (14b), or -c (14c) are

25   supplied to the Δf correctors 9a, 9b, or 9c, respectively.

      Figs. 3A-3D3 are a timing chart of the timing detector 8 according to the embodiment 2. More specifically, Fig. 3 shows a case where a second signal wave is received when the tracing circuit-a (14a) is being used after reception of a first transmission wave. In Figs. 3A-3D3, Ta represents a one-symbol

30   timing during which to detect correlation values that are larger than a threshold value and Ts represents one sampling timing. A condition that allows tracing of timing movement is that the timing movement amount

between adjacent symbol timings Ta is one sampling timing Ts or less, that is, the interval between two pieces of timing is in a range of Ta ± Ts. Figs. 3A-3D3 show a case where the sampling clock rate of the A/D conversion in the A/D converter 4a that is located upstream of the timing detector 8 is two times

5    the chip rate. In the case of this two-fold oversampling, in the amplitude judgment circuit 11 a threshold value is so set that, for each transmission wave, amplitude values are detected consecutively over a 1.5 chip timing at the maximum, that is, a maximum of three pieces of timing are detected consecutively. An output of the amplitude judgment circuit 11 is blocks B1

10   etc. each having a width of three or less pieces of timing (for one transmission wave). Timing having the maximum amplitude in each of the blocks B1-is considered true timing of the corresponding transmission wave.

Fig. 3A shows an output of the amplitude judgment circuit 11. Symbols B1 denotes one block (mentioned above) having a width of three or less pieces

15   of timing and corresponding to the first transmission wave, and B2 denotes one block corresponding to the second transmission wave. Fig. 3B indicates masking conditions for the masking circuit 12 (an output of the OR circuit 25). A masking condition M1 is one corresponding to the tracing circuit-a (14a) that is already used. Figs. 3C1-3C3 show outputs 54a-54c of the timing judgment

20   circuit 13, respectively. No output pulse is shown in Fig. 3C1 because the timing judgment circuit 13 has already output initial synchronization timing a (54a) to the tracing circuit-a (14a). An output (output pulse) C1 indicates initial synchronization timing b (54b) that is supplied to the tracing circuit-b (14b) for the second transmission wave that has just been received. Fig. 3C3

25   shows an output corresponding to a so far non-received third transmission wave. No output pulse is shown in Fig. 3C3 because a third transmission wave has not been received yet. Figs. 3D1, 3D2, and 3D3 show outputs 72, 74, or 76 of the tracing circuits 14a, 14b, and 14c, respectively. An output (output pulse) Ta1 in Fig. 3D1 indicates reception timing 72 for the already received

30   first transmission wave that is output from the tracing circuit-a (14a).

Based on the output 72 (output pulse Ta2) of the tracing circuit-a (14a) shown in Fig. 3D1, the timing of the first transmission wave is communicated

to the masking circuit 12 to prevent the other tracing circuits (i.e., the tracing circuit-b (14b) etc.) from operating with the same timing (masking condition M2). The interval between the masking conditions M1 and M2 is one symbol timing Ta. As a result, a block B3 that is output from the amplitude judgment circuit 11 is subjected, as it is, to timing tracing by the tracing circuit-a (14a). As described above, timing movement of one sampling timing Ts or less (the interval between pieces of timing is in a range of Ta ± Ts) can be traced. Similarly, based on the output 74 (output pulse Tb1) of the tracing circuit-b (14b) shown in Fig. 3D2, the timing of the second transmission wave is communicated to the masking circuit 12 to prevent the other tracing circuits (i.e., the tracing circuit-a (14a) etc.) from operating with the same timing (masking condition M3). As a result, a block B4 that is output from the amplitude judgment circuit 11 is subjected, as it is, to timing tracing by the tracing circuit-b (14b). As described above, each of the tracing circuit-a (14a) and the tracing circuit-b (14b) communicates the timing of the transmission wave being traced by itself to the masking circuit 12 to prevent the other tracing circuits (i.e., the tracing circuit-c (14c) etc.) from operating with the same timing. The masking circuit 12 performs masking during a timing that is the reception timing 72 or the like that is output from the tracing circuit-a (14a) or the like plus/minus a 0.5 chip timing, and can thereby prevent the already detected transmission wave from being detected again.

As described above, in the embodiment 2, a plurality of tracing circuits for tracing a plurality of reception waves, respectively, are provided and each of the tracing circuits communicates the timing of the reception wave being traced by itself to the masking circuit to prevent the other tracing circuits from operating with the same timing. The masking circuit invalidates timing detected by the amplitude judgment circuit if it precedes or succeeds already detected timing by, for example, a 0.5 chip timing or less. This makes it possible to prevent an already detected transmission wave from being detected again.

Embodiment 3

Fig. 4 shows a tracing circuit according to a embodiment 3 of the invention, which is an example of the tracing circuit-a (14a) shown in Fig. 2. The components in Fig. 4 that are given the same reference symbols as the corresponding components in Fig. 1 or 2 have the same functions as the latter and hence will not be described. Although only the tracing circuit-a (14a) will be described below, the other tracing circuits (i.e., the tracing circuit-b (14b) etc.) operate in the same manner as the tracing circuit-a (14a). In Fig. 4, reference numeral 15 denotes a comparison circuit CMP (comparison section) for outputting first reception timing a (72) to the Δf corrector 9a in response to initial synchronization timing a (54a) that is output from the timing judgment circuit 13 and, at the same time, outputting the same reception timing a (52) to a delay memory 16 (described later). The delay memory 16 (delay storage section) stores the reception timing a (72) that is output from the comparison circuit 15 and delays it by one symbol timing, that is, the length of the reception timing stored in the delay memory 16 is a one-symbol timing length. When the tracing circuit-a (14a) outputs second reception timing a (72), it does not receive initial synchronization timing a (54a) from the timing judgment circuit 13. Therefore, the tracing circuit-a (14a) compares amplitudes in a block of an amplitude data signal 52 that is output from the amplitude judgment circuit 11 only in a timing that is the timing stored in the delay memory 16 plus/minus a 0.5 chip timing, selects timing that has the maximum amplitude value in the block, and outputs it as reception timing a (72). At the same time, the tracing circuit-a (14a) records, in the delay memory 16, the selected timing so as to replace the timing that precedes it by one symbol timing Ta. Subsequently, the reception timing is traced by repeating the above operation until the transmission wave being traced ceases.

Figs. 5A-5E are timing charts of the tracing circuit according to the embodiment 3. Fig. 5A shows initial synchronization timing a (54a) that is an output of the timing judgment circuit 13. Fig. 5B shows amplitude data 52 that is an output of the amplitude judgment circuit 11. Fig. 5C shows reception timing a (72) that is an output of the tracing circuit-a (14a). Fig. 5D

shows an output of the delay memory 16. Fig. 5E shows window timings during which to perform voltage comparison in the comparison circuit 15.

When an amplitude data 52 (block B0) of a first transmission wave is output from the amplitude judgment circuit 11 as shown in Fig. 5B, as shown in Fig. 5A initial synchronization timing a (54a) is output from the timing judgment circuit 13. As shown in Fig. 5C, the comparison circuit 15 compares the amplitudes in the block B0 of the amplitude data 52, selects timing that has the maximum amplitude value, and outputs a pulse Ta0 as reception timing a (72). The selected timing is recorded in the delay memory 16. As shown in Fig. 5E, the comparison circuit 15 compares the amplitudes in a block B1 of the amplitude data 52 in a window timing CT1 based on a pulse D1 corresponding to the selected timing that is stored in the delay memory 16. Then, the tracing circuit-a (14a) outputs a pulse Ta1 as reception timing a (72).

As described above, in the embodiment 3, the tracing circuit is composed of the comparison circuit 15 and the delay memory 16 for causing a delay of a one-symbol timing Ta. When the tracing circuit outputs second reception timing a (72), the comparison circuit 15 compares the amplitudes in a block of an amplitude data signal 52 that is output from the amplitude judgment circuit 11 only in a timing that is the first reception timing a (72) recorded in the delay memory 16 plus/minus a 0.5 chip timing. Since recording comparison result timing in the delay memory 16 allows this operation to be repeated until the transmission wave being traced ceases, the tracing of the reception timing can be performed.

As described above, the invention can provide a spread spectrum demodulator capable of correctly demodulating, simultaneously, a plurality of reception waves that were spread by using the same spreading signal and transmitted from a plurality of transmitters, by establishing initial synchronization for each of the reception waves and then tracing reception timing of each reception wave individually.

In the spread spectrum demodulator, the timing detector may comprise: an amplitude judgment section for receiving the amplitude components of the plurality of received spread spectrum signals and detecting timing by

threshold judgment; a masking section for masking timing detected by the amplitude judgment section when the timing is within a predetermined range of already detected timing, and for outputting only so far undetected timing; a timing judgment section for outputting, as initial synchronization timing, the

5    so far undetected timing inputted from the masking section; a plurality of tracing sections for storing the initial synchronization timing inputted from the timing judgment section and tracing the timing until a spread spectrum signal corresponding to the initial synchronization timing ceases; and a masking condition section for outputting pieces of timing being traced by the

10   respective tracing sections to the masking section.

In the spread spectrum demodulator, each of the tracing sections may comprise: a comparison section for outputting, as first reception timing, the initial synchronization timing inputted from the timing judgment section, comparing amplitudes inputted from the amplitude judgment section by a

15   timing that is within a predetermined timing of a delayed timing from the first reception timing, and outputting, as reception timing, timing having a maximum amplitude; and a delay storage section for storing the reception timing outputted from the comparison section and outputting it to the comparison section after delaying it by a predetermined time.

20   In the spread spectrum demodulator, the length of the reception timing stored in the delay storage section may be a one-symbol timing length.

In the spread spectrum demodulator, the predetermined range of already detected timing masked by the masking section may be within a 0.5 chip timing before and after the already detected timing.

25   In the spread spectrum demodulator, the masking condition section may be an logical OR circuit.

The present invention has been described in detail with respect to various embodiments, and it will now be apparent from the foregoing to those skilled in the art that changes and modifications may be made without

30   departing from the invention in its broader aspects, and it is the invention, therefore, in the appended claims to cover all such changes and modifications as fall within the true spirit of the invention.

The entire disclosure of Japanese Patent Application No. 2000-33788 filed on February 10, 2000 including specification, claims, drawings and summary are incorporated herein by reference in its entirety.

What is claimed is:

1. A spread spectrum demodulator for demodulating a plurality of received spread spectrum signals, comprising:

a timing detector for receiving amplitude components of the plurality of received spread spectrum signals, the amplitude components being produced by de-spreading and then polar-coordinates-converting the spread spectrum signals, establishing initial synchronization individually for the spread spectrum signals by detecting maximum values of the amplitude components, and outputting individually traced pieces of reception timing of the spread spectrum signals; and

a plurality of correctors for latching, with the pieces of reception timing that are outputted from said timing detector, a plurality of frequency components of the respective spread spectrum signals, the frequency components being produced by de-spreading and then polar-coordinates-converting the spread spectrum signals, and correcting for an offset, and outputting resulting signals.

2. The spread spectrum demodulator according to claim 1, wherein said timing detector comprises:

an amplitude judgment section for receiving the amplitude components of the plurality of received spread spectrum signals and detecting timing by threshold judgment;

a masking section for masking timing detected by said amplitude judgment section when the timing is within a predetermined range of already detected timing, and for outputting only so far undetected timing;

a timing judgment section for outputting, as initial synchronization timing, the so far undetected timing inputted from said masking section;

a plurality of tracing sections for storing the initial synchronization timing inputted from said timing judgment section and tracing the timing

until a spread spectrum signal corresponding to the initial synchronization timing ceases; and

a masking condition section for outputting pieces of timing being traced by said respective tracing sections to said masking section.

5

3. The spread spectrum demodulator according to claim 2, wherein each of said tracing sections comprises:

a comparison section for outputting, as first reception timing, the initial synchronization timing inputted from said timing judgment section, comparing amplitudes inputted from said amplitude judgment section by a timing that is within a predetermined timing of a delayed timing from the first reception timing, and outputting, as reception timing, timing having a maximum amplitude; and

a delay storage section for storing the reception timing outputted from said comparison section and outputting it to said comparison section after delaying it by a predetermined time.

4. The spread spectrum demodulator according to claim 3, wherein the length of the reception timing stored in said delay storage section is a one-symbol timing length.

5. The spread spectrum demodulator according to claim 4, wherein the predetermined range of already detected timing masked by said masking section is within a 0.5 chip timing before and after the already detected timing.

6. The spread spectrum demodulator according to claim 5, wherein said masking condition section is an logical OR circuit.

7. The spread spectrum demodulator according to claim 4, wherein said masking condition section is an logical OR circuit.

8. The spread spectrum demodulator according to claim 3, wherein the predetermined range of already detected timing masked by said masking section is within a 0.5 chip timing before and after the already detected timing.

5

9. The spread spectrum demodulator according to claim 8, wherein said masking condition section is an logical OR circuit.

10. The spread spectrum demodulator according to claim 3, wherein said masking condition section is an logical OR circuit.

10

11. The spread spectrum demodulator according to claim 2, wherein the predetermined range of already detected timing masked by said masking section is within a 0.5 chip timing before and after the already detected timing.

15

12. The spread spectrum demodulator according to claim 11, wherein said masking condition section is an logical OR circuit.

13. The spread spectrum demodulator according to claim 2, wherein said masking condition section is an logical OR circuit.

20

## Abstract of the Disclosure

A spread spectrum demodulator which is capable of correctly and simultaneously demodulating reception waves that were spread by using the same spreading signal and transmitted from a plurality of transmitters. A plurality of reception waves that are spread by using the same spreading signal and transmitted from a plurality of transmitters can correctly be demodulated simultaneously by establishing initial synchronization for each of the reception waves and then tracing reception timing of each reception wave individually. A plurality of tracing circuits for tracing a plurality of reception waves, respectively, are provided and each of the tracing circuits can communicate the timing of the reception wave being traced by itself to a masking circuit to prevent the other tracing circuits from operating with the same timing. The masking circuit can invalidate timing detected by an amplitude judgment circuit if it precedes or succeeds already detected timing by, for example, a 0.5 chip timing or less. This makes it possible to prevent an already detected transmission wave from being detected again.

*FIG. 1*

FIG. 2

8

r

11 — AMPLG

12 — MASC

13 — TIMING JG

14a — tracing circuit a

14b — tracing circuit b

14c — tracing circuit c

52

54a

54b

54c

72

74

76

25

FIG. 3 A

FIG. 3 B

FIG. 3 C 1

FIG. 3 C 2

FIG. 3 C 3

FIG. 3 D 1

FIG. 3 D 2

FIG. 3 D 3

14a

52

54a

15

C
M
P

16

delay memory

72

*FIG. 4*

FIG. 5 A

FIG. 5 B

FIG. 5 C

FIG. 5 D

FIG. 5 E

FIG. 6 A

30

50 → differential encoder 18 → spreading modulator 20 → BPSK modulator 21 → 22

spreading code generator 6 → spreading modulator 20

FIG. 6 B

31

2 → BPSK demodulator 3

I → A/D converter 4a → correlator 5a → I
Q → A/D converter 4b → correlator 5b → Q

spreading code generator 6 → correlator 5a, correlator 5b

POLAR 7 → r → amp. judgment device 19
POLAR 7 → φ → Δf corrector 9 → delay detector 10 → 60

# Declaration and Power of Attorney For Patent Application
## 特許出願宣言書及び委任状
### Japanese Language Declaration
### 日本語宣言書

下記の氏名の発明者として、私は以下の通り宣言します。

As a below named inventor, I hereby declare that:

私の住所、私書箱、国籍は下記の私の氏名の後に記載された通りです。

My residence, post office address and citizenship are as stated next to my name.

下記の名称の発明に関して請求範囲に記載され、特許出願している発明内容について、私が最初かつ唯一の発明者（下記の氏名が一つの場合）もしくは最初かつ共同発明者（下記の名称が複数の場合）であると信じています。

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled.

_____

_____

_____

__ SPREAD SPECTRUM DEMODULATOR __

_____

_____

上記発明の明細書（下記の欄で×印がついていない場合は、本書に添付）は、

the specification of which is attached hereto unless the following box is checked:

☐ ___月___日に提出され、米国出願番号または特許協定条約国際出願番号を _____とし、
(該当する場合) _____に訂正されました。

☐ was filed on_____
as United States Application Number or
PCT International Application Number
_____ and was amended on
_____ (if applicable).

私は、特許請求範囲を含む上記訂正後の明細書を検討し、内容を理解していることをここに表明します。

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

私は．連邦規則法典第 37 編第 1 条 56 頃に定義されるとおり、特許資格の有無について重要な情報を開示する義務があることを認めます。

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.

# Japanese Language Declaration
## （日本語宣言書）

私は、米国法典第 35 編 119 条(a)-(d)項又は 365 条(b)項に基づき下記の、米国以外の国の少なくとも一ヵ国を指定している特許協力条約 365 (a)項に基づく国際出願、又は外国での特許出願もしくは発明者証の出願についての外国優先権をここに主張するとともに、優先権を主張している、本出願の前に出願された特許または発明者証の外国出願を以下に、枠内をマークすることで、示しています。

I hereby claim foreign priority under Title 35, United States Code, Section 119(a)-(d) or 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)
外国での先行出願

|  |  |  | Priority Not Claimed 優先権主張なし |
|---|---|---|---|
| __2000-033788__ (Number) （番号） | __Japan__ (Country) （国名） | __10 / February/ 2000__ (Day/Month/Year Filed) （出願年月日） | ☐ |
| _____ (Number) （番号） | _____ (Country) （国名） | _____ (Day/Month/Year Filed) （出願年月日） | ☐ |

私は、第 35 編米国法典 119 条(e)項に基づいて下記の米国特許出願規定に記載された権利をここに主張いたします。

I hereby claim the benefit under Title 35, United Slates Code, Section 119(e) of any United States provisional application(s) listed below.

| _____ (Application No.) （出願番号） | _____ (Filing Date) （出願日） | _____ (Application No) （出願番号） | _____ (Filing Date) （出願日） |
|---|---|---|---|

私は、下記の米国法典第 35 編 120 条に基づいて下記の米国特許出願に記載された権利、又は米国を指定している特許協力条約 365 条(c)に基づく権利をここに主張します。また、本出願の各請求範囲の内容が米国法典第 35 編 112 条第 1 項又は特許協力条約で規定された方法で先行する米国特許出願に開示されていない限り、その先行米国出願書提出日以降で本出願書の日本国内または特許協力条約国際提出日までの期間中に入手された、連邦規則法典第 37 編 1 条 56 項で定義された特許資格の有無に関する重要な情報について開示義務があることを認識しています。

I hereby claim the benefit under Title 35, United States Code, Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code Section 112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of application.

| _____ (Application No.) （出願番号） | _____ (Filing Date) （出願日） | _____ (Status: Patented, Pending, Abandoned) （現況：特許許可済、係属中、放棄済） |
|---|---|---|
| _____ (Application No.) （出願番号） | _____ (Filing Date) （出願日） | _____ (Status: Patented, Pending, Abandoned) （現況：特許許可済、係属中、放棄済） |

私は、私自信の知識に基づいて本宣言書中で私が行なう表明が真実であり、かつ私の入手した情報と私の信じるところに基づく表明が全て真実であると信じていること、さらに故意になされた虚偽の表明及びそれと同等の行為は米国法典第 18 編第 1001 条に基づき、罰金または拘禁、もしくはその両方により処罰されること、そしてそのような故意による虚偽の声明を行なえば、出願した、又は既に許可された特許の有効性が失われることを認識し、よってここに上記のごとく宣誓を致します。

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

# Japanese Language Declaration
## （日本語宣言書）

委任状： 私は下記の発明者として、本出願に関する一切の手続きを米特許商標局に対して遂行する弁理士または代理人として、下記の者を指名いたします。
(弁護士、または代理人の指名及び登録番号を明記のこと)

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: (list name and registration number)

See   ATTACHMENT A

| 書類送付先 | Send Correspondence to:<br>ROTHWELL, FIGG, ERNST & KURZ, P.C.<br>Suite 701 East Tower<br>555 13th Street, N.W.<br>Washington, D.C. 20004 |
|---|---|
| 直接電話連絡先：（名前及び電話番号） | Direct Telephone Calls to: (name and telephone number)<br><br>(202) 783-6040 |

| 単独発明者または第一の共同発明者の氏名 | Full name of sole or first joint inventor<br>Takamasa   KOTAKE |
|---|---|
| 発明者の署名　　　　　　　　日付 | Inventor's signature                      Date<br>*Takamasa Kotake*          2000, 5, 23 |
| 住所 | Residence<br>Tokyo,   JAPAN |
| 国籍 | Citizenship<br>Japanese |
| 郵便の宛先 | Post Office Address<br>c/o Mitsubishi Denki Kabushiki Kaisha<br>2-3, Marunouchi 2-chome<br>Chiyoda-ku, Tokyo 100-8310   JAPAN |
|  |  |

| 第二の共同発明者の氏名 | Full name of second joint inventor, if any |
|---|---|
| 第二の共同発明者の署名　　　　　　日付 | Second joint Inventor's signature            Date |
| 住所 | Residence |
| 国籍 | Citizenship |
| 郵便の宛先 | Post Office Address |
|  |  |

（第三以降の共同発明者についても同様に記載し、署名すること）

(Supply similar information and signature for third and subsequent joint inventors.)

## ATTACHMENT A

G. Franklin Rothwell, Reg. No. 18,125

E. Anthonly Figg, Reg. No. 27,195

Barbara G. Ernst, Reg. No. 30,377

George R. Repper, Reg. No. 31,414

Bart G. Newland, Reg. No. 31,282

Vincent M. DeLuca, Reg. No. 32,408

Celine Jimenez Crowson, Reg. No. 40,357

Joseph A. Hynds, Reg. No. 34,627

Jeffrey L. Ihnen, Reg. No. 28,957

Don M. Kerr, Reg. No. 28,957

Michael G. Sullivan, Reg. No. 35,377

Mark I. Bowditch, Reg. No. 40,315

Robert J. Jondle, Reg. No. 33,915

Kenneth M. Fagin, Reg. No. 37,615

Stephen B. Parker, Reg. No. 36,631

Minaksi Bhatt, Reg. No. 35,447

Stephen A. Saxe, Reg. No. 38,609

Robert P. Cogan, Reg. No. 25,049

Jeffrey W. Rennecker, Reg. No. 40,784